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ABSTRACT 
At the request of NASA MSFC, M&S Computing, Inc. has  
conducted a study on a conceptual approach fo r  performing computer 
assisted MOS FET Circuit  Design; the objective of the study being to 
develop the functional design of a baseline package which will provide 
for the computer ass is ted design of the photographic masks neces- 
s a r y  for  circuit  fabrication, This report  presents  the software 
functional design and the system configuration required to implement 
this software. Both the software and system configuration a r e  eval- 
uated in  t e rms  of performance capabilities and future growth potential. . 
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PART I 
PROBLEM DEFINITION 
1 0  1 INTRODUCTION 
M&S Computing, Inc. has been conducting a study f o r  the 
NASA MSFC Astrionics Laboratory, Technology Division, on a 
conceptual approach for  performing computer ass is ted MOS F E T  
Circuit Design. 
following pr imary  objectives: 
The study effort was conducted to satisfy the 
(1) To confirm the feasibility of performing com- 
puter ass is ted MOS F E T  Circuit Design on a 
system available to  NASA MSFC, and 
(2) To develop the functional design of a baseline 
package which will provide for  the computer 
ass is ted design of the photographic masks 
necessary fo r  circuit  fabrication. 
To meet these objectives it was necessary to develop, dur- 
ing the course of this study, the standardization groundrules and 
the man/computer communication interface applicable to this appli- 
cation. Realistic system constraints were established by orienting 
the baseline approach towards the SDS 930 computer, which NASA 
MSFC had indicated was a potential small system candidate for  per -  
forming this task. 
The study effort was broken into the following three logically 
sequential study phases. 
1.2 COMPUTER TASK STUDY 
The first phase consisted of a definition and evaluation of the 
explicit functions that the computer would be required to perform 
during the circuit  desi gn task. 
independent and consisted pr imari ly  of a determination of the desired 
man/computer interface, a functional definition of the application 
software, and a formalization of the necessary output requirements, 
This phase was relatively machine 
I- 1 
Since NASA MSFC had expressed an explicit in te res t  in a 
system oriented about a graphics terminal which would provide the 
designer/engineer with a real t ime circuit  design tool, M&S Com- 
puting placed special  emphasis on defining a concept which provided 
for  a graphics terminal  to establish efficient two-way counmunica- 
tion between the designer and the system. 
To effectively estimate the graphics software requirements, 
a study was made of the current  design and manufacturing procedure 
employed by NASA MSFC to produce MOS F E T  circuits. Par t icu lar  
attention was payed to the average chip device densities. Since the 
complexity of the graphics problem i s  directly related to the circuit  
complexity, it was necessary to define a "worst case" circuit  in 
order  to  realist ically bound the graphics requirement. 
"worst case" o r  mos t  complex circuit  was defined by NASA MSFC 
which consisted of the following elements: 
A standard 
30 standard cells with up to 100 devices total 
18 bonding pads 
100 contact nodes 
210 normal  nodes 
The computer task study resulted in the functional definition 
of a baseline software system, oriented around a graphics terminal,  
and designed to provide computer assisted MOS FET circuit  design 
on a small  dedicated system. 
phase of the study are presented in detail in the attached Appendix, 
"A Design Concept for  Computer Controlled MOS FET Circuit  Artwork 
Generation. 
and guidance document i f  such a system is implemented. 
The conclusions arr ived a t  during this 
This Appendix should serve  as a valuable reference 
In particular,  the Appendix presents  a detailed discussion of: 
1. The current  NASA MSFC operations, 
2. The standardized placement and interconnect ground- 
rules established during the study phase. 
3, The designer/computer communication interface both 
with and without a graphics terminal. 
4. The functional design of the baseline software, includ- 
ing flowcharts, and 
5 .  The processor  requirements which include initial 
storage estimates and input/output requirements,  
All of the storage estimates contained within the Appendix 
have been based on the "worst case" circuit  described above. 
1.3 INDUSTRIAL SURVEY 
The second phase of the study effort consisted of a limited 
industrial survey which was conducted in o rde r  to evaluate the work 
that has  been done in the field of computer aided circuit design and 
analysis. As a resul t  of an expressed NASA MSFC interest ,  the 
survey was concentrated in two distinct areas. First, a review was 
conducted of a selected set of industrial packages which utilize a 
graphics terminal to support various phases of the automated circuit  
design and analysis process.  Secondly, the BANNING Program,  
which is available f rom the National Security Agency, was evaluated 
in  relation to  NASA MSFC requirements. 
The resul ts  of the Industrial Survey are discussed in Section II 
of this report. 
1.4 SYSTEM CONFIGURATION STUDY 
The third and final phase of this study effort consisted of the 
development of a recommended system hardware configuration and an 
analysis of the operational efficiency and limitation of the baseline 
software, presented in the Appendix, on the designated system. 
UNIVAC 1108 Computer was evaluated to  provide a comparison 
between the simple baseline approach used in defining the SDS 930 
System configuration and the typical large scale approach used in 
industry. 
which i s  currently being utilized by the NASA MSFC Computation 
Laboratory. 
tory Technology Division, it is a logical candidate for  this task. 
The 
The UNIVAC 1108 is a large scale general purpose system 
Since this system is available to  the Astrionics Labora- 
The results of the System Configuration Study are presented in 
Section 111 of this document. 
Section IV of this document contains a concise summation of the 
conclusions a r r ived  at during the course of this study effort and the 
recommendations being made by M&S Computing, Inc. 
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PART 
INDUSTRIAL SURVEY 
2.1 INTRODUCTION 
In order  to determine the "state-of-the-art" and to be able 
to isolate trends within the f ie ld  of computer aided circuit  design 
and analysis, M&S Computing conducted a limited survey of indus- 
trial software systems. 
more  than 200K of on-line storage in which to operate. 
ware  packages may seem unduly large and complex, but as the 
engineer begins working with m o r e  complex circuits,  he requires 
all the support capability available to solve interconnection problems 
and perform detailed circuit  analysis. 
Some of the system reviewed required 
These soft- 
Since NASA is considering implementing the BANNING P r o -  
gram developed by the National Security Agency, special emphasis 
was placed on developing a functional knowledge of this program in 
order  to be able to evaluate the program in t e r m s  of applicability 
to current  NASA requirements. 
Due to the increased interest  in real  t ime circuit  design capa- 
bilities and the additional program control provided by interactive 
graphics, the graphics terminal  is playing an important role in indus- 
trial applications. 
on reviewing large industrial applications that provide graphics capa- 
bilities in order  to determine the present and future role of graphics 
within the field of integrated circuits.  
During this survey special emphasis was placed 
2.2 GRAPHICS ORIENTED SYSTEMS 
The pr imary  advantage of an on-line graphic display i s  that 
It the u s e r  i s  able to quickly and easily interact  with the program. 
is apparent that there  i s  a definite trend toward providing interactive 
graphics to facilitate circuit  design, improve circuit  development 
time, and optimize circuit  performance. The software systems listed 
below have been developed by industry due to u s e r  demands for 
increased use  of computer graphics to enhance the man-machine inter  
face. 
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CLRCAL: On-Line Circuit  Design (Massachusetts Institute 
of Technology) 
CADIC: Computer Aided Design of Integrated Circuits 
(Unite d Ai r c raft C o rpo r a tion) 
EACP: Electronic Circuit  Analysis P rogram (International 
Business Machines Corporation) 
MICROMOSAIC ( Fairchild Semiconductor) 
Each of these programs was investigated during the course of this 
study effort because of their u s e  of computer graphics to provide a 
real t ime graphics capability. Since detailed information on each of 
these systems is readily available to  the reader ,  they have not been 
described in detail. 
As software systems grow in s ize  and complexity to provide 
the utmost capabilities in  circuit  design, analysis, routing, and art- 
work generation, they require l a rge r  computer resources  than can be 
economically and realistically provided by a dedicated computer. How- 
ever, large computer facilities mus t  maintain a relatively free general 
computing capability and must  remain available to many u s e r s  for  
various applications. 
t ime-shared computer system allows the man-machine communication 
demanded by the designer/engineer without restricting the computer's 
capability of servicing other u s e r  requests,  
The graphics terminal which interfaces with a 
The amount of software required to support interactive graphics 
depends on the complexity of the circuits being developed. As the c i r -  
cuits grow in  complexity, the circuit  schematic and mask  graphic data 
may increase to  such an extent that the display hardware is unable to 
present the ent i re  circuit  effectively. 
e r r o r s  begin to increase due to free-hand handling of the light pen when 
specifying component locations and interconnections 
common among u s e r s  utilizing computer graphics as a circuit  design 
tool,' and software capabilities have been developed to cor rec t  the prob- 
l e m  by using a "window", "zoomI1, o r  "scroll" concept for  displaying 
only the section of the circuit in which the designer is interested. 
While the actual technique of implementation is different for  each of 
these three concepts, they each effectively scale the graphic image on 
an imaginary surface far l a rge r  than that provided by the terminal  
s cr e en. 
When this situation occurs ,  
This problem is 
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The software required to provide a preliminary graphic 
design capability and a basic use r  oriented design language needed 
for effective designer /machine communication a r e  presented in the 
Appendix of this report. This software was functionally defined as 
par t  of a baseline system designed to solve the immediate require- 
ments of the NASA MSFC Astrionics Laboratory Technology Divi- 
sion, but i s  capable of being expanded to serve as the basic software 
requirement for  a la rge  scale system accessed f rom a remote 
graphics terminal. 
2.3 BANNING 
The Banning Design Automation System consists of five major  
programs and a standardized cell pattern l ib rary  which provides for 
the design of MOS-FET circuits using standardized thick-oxide 
P-MOS building blocks o r  "cells. I f  The five major  Banning Programs 
a r e  briefly described below. 
2.3.1 Functional Description 
, 
The f i r s t  two of the five programs are required to translate 
the detailed logic design into the precision MOS-FET photographic 
masks required to manufacture the desired circuits. 
three programs provide the analytical capability necessary to evaluate 
the performance of basic circuit and logic nets. 
The remaining 
2.3.1.1 Placement-Routing-Folding (PRF) Program 
The P R F  Program i s  responsible for  performing final cell 
placement on the chips and component signal interconnection routing. 
The final placement of the individual cells on, the chips i s  governed by 
the computer which is responsible for  establishing a placement which 
results in suitable minimum total wire lengths for interconnecting the 
array. Once cell placement has been completed, the signal intercon- 
nections a r e  routed using both metal  pathways and P-region tunnels. 
The input data cards  for  the P R F  Program a r e  in the same 
format  as those utilized by the logic block simulator. 
gram pre-processes the input data and converts it for  its own needs. 
The c o r n o n  input format reduces the possibility of e r r o r s  being intro- 
duced when proceeding f rom the circuit  analysis phase to the placement, 
routing, and artwork generation phase. 
The P R F  P r o -  
The P R F  Program capability 
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is a function of the computer 's  memory size. 
GE 625 System appears to be able to handle a r r ays  of more  than 150 
cells. 
Fo r  example, the 
(A bonding pad is counted as a cell. ) 
The output available f rom the P R F  Program consists of the 
\ 
following four i tems: 
(1) Two types of capacitance loading data (before and 
after routing). 
(2) ' A folded a r r a y  printout showing chip size, cell 
locations, cell orientation, and type. 
(3) A printout of the predicted speed performance of 
the array as  determined by the Signal-Trace P r o -  
gram. 
(4) A listing of the P R F  Program output specifications, 
cell locations; orientations, signal interconnects, 
and parallel  bus and bonding pad locations. 
2.3.1.2 Artwork Program 
The Artwork P rogram generates the commands required by the 
Gerber Plotter to draw the desired artwork. The program output is a 
magnetic tape which contains the light aper ture  and motion commands 
which control the operation of the plotter. 
standard cells required by the program a r e  available f rom the Banning 
cell pattern l ibrary.  
The topology data for  the 
The Artwork Program also performs certain housekeeping func- 
tions such as updating the l ibrary tape and formulating Gerber  instruc- 
tions fo r  drawing standard cell composites f r o m  digitized cell data. 
2.3.1. 3 MOS Logic Block Simulator 
The Logic Block Simulator i s  a self-contained program designed 
to simulate the binary logic system of interconnected MOS-FET stand- 
a rd  cells. The program is driven f rom card inputs which describe the 
cell types comprising the circuit  along with cell characterist ics and 
interconnection information. 
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The pr imary  output consists of columnized 0 ' s  and 1's which 
The run limitation is a function of 
represent  the outputs of specific cells as they exist a t  the end of 
Phase I o r  Phase  11 clock times. 
the number of output columns available on the line printer. 
2.3.1.4 Signal Trace  and Transient Analysis Programs 
The Signal Trace P rogram operates as a subroutine of the P R F  
Program and provides a highly accurate time analysis prediction for  
the desired array. 
The Transient Analysis P rogram i s  used to evaluate the r e s -  
ponse times of the basic Banning cells, 
Since this report  i s  not concerned with circuit  analysis, the above 
descriptions are deliberately sketchy. 
these programs is desired, the reader  is directed to the detailed 
Banning Software Documentation. 
If additional information on 
2.3.2 Advantages and Disadvantages 
The Banning package is a sophisticated, large scale, batch 
processing oriented, design automation system which contains exten- 
sive capabilities for  performing automated circuit  design, analysis, 
and artwork generation. 
design engineer who wishes to develop large scale MOS FET a r r a y s  
with an emphasis on circuit analysis, 
standardized cells simplified the design task, and a se t  of well stan- 
dardized operating definitions allow the computer to relieve the designer 
of much of the tedium associated with the design process. In particular, 
the computer will perform for  the designer automatic component place- 
ment, signal interconnection routing, and array interconnection. In 
addition, Banning supplies a number of analytical tools which allow the 
engineer to effectively analyze the predicted performance of his design. 
The capabilities a r e  ideally suited for the 
A large pattern l ib rary  of 
In spite of the extensive capabilities of the Banning System, a 
number of limitations do exist which r'estrict the usefulness of the s y s -  
t em in the highly R&D oriented atmosphere of the NASA MSFC Astrionics 
Laboratory, Technology Division operation. 
The major  limitation is the lack of a graphics terminal capa- 
bility which would allow the designer to control, on line, the design and 
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analysis processes ,  and to actively participate in the design, place- 
ment, and routing operations with the computer. As stated ear l ie r ,  
the current  trend in industry i s  to develop rea l  time design automation 
systems in which the man and the computer complete the design pro-  
cess  during an interactive on-line dialogue. The use  of such graphics 
terminal systems allows the engineer to monitor his  design through 
the entire development cycle and to make modifications o r  corrections 
as desired,  
Two other limitations exist  which a r e  only minor in nature and 
could be easily corrected: 
(1) No punched tape output currently exists f rom the 
Artwork Generation Program. Such a tape must 
be generated in order  to drive the NASA Gerber 
Plotter . 
(2) No preliminary plotter output of the circuit  masks  
i s  provided pr ior  to using the Gerber. Such an 
output on an inexpensive plotting device, such as 
one of the smal le r  G a l  Gomp machines, would 
prove valuable in  verifying the mask design pr ior  
to actual generation, and could considerably reduce 
wasted Gerber operation. 
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PART III 
SYSTEM CONFIGURATION STUDY 
3.1 INTRODUCTION 
The System Configuration Study was designed to identify the 
minimum realis tic definition of the system hardware configuration 
required to perform the designated task while allowing for a reason- 
able growth potential. In defining a system configuration fo r  com- 
puter aided circuit  design, all systems f rom the large multi-pro- 
cessor  time sharing system to the small "in house" dedicated com- 
puter must  be considered. 
The final system configuration must  be chosen on the basis 
of the task requirements, the desired level of growth potential, and 
the u s e r ' s  availability requirements. There a r e  advantages in 
1 developing an "in house" system that i s  closely monitored by the 
engineer responsible for its application; however, i f  the future expec- 
tations of the system require extensive circuit  design and analysis 
capabilities, care  must  be taken to provide a system configuration 
that will permit  the necessary growth required. If such growth is to 
be extensive, a large scale system may be necessary from the start. 
3.2 DEDICATED SYSTEM (SDS 930) 
The baseline software requirements presented in the Appendix 
of this report a r e  developed around a small  "in house" system con- 
figuration, However, care  has been taken to insure that a large scale 
development could be implemented as a logical extension of this base- 
line package * 
The small dedicated system can provide many advantages to 
both the programmer  and user .  
a r e  listed below: 
Some of the more  obvious advantages 
0 Implementation is easier.  
0 Clo s e r p r  og r amrne r / enginee r communication. 
0 Engineers work directly with the computer. 
0 Immediate turnaround time. 
Fast turnaround time, on-line debugging, and fewer system con- 
straints facilitate and accelerate the development of software pack- 
ages fo r  a small dedicated computer. Such a system will establish 
and enhance a close communication between the engineers and pro- 
g r a m e r s ,  resulting in a better system performance and confidence. 
Since turnaround time has been identified as a major  problem with 
the current  operation, the availability of a small system is a key 
advantage of a computer dedicated to the support of one project. 
The basic system configuration presented in this section is 
small  enough to be readily available as a design tool, and is also 
capable of significant expansion in order  to handle the future require- 
ments of the de signer /engineer. 
The minimum SDS 930 hardware configuration needed to effec- 
tively provide a real time circuit  design tool should consist of the 
following elements : 
0 SDS 930 Central  Processing Unit 
0 16,000 Word Memory 
0 Graphic Display Terminal 
0 Disc 
0 Card Reader 
0 Magnetic Tape Unit 
The SDS 930 is a high speed, low cost, general purpose digital 
computer, ideally suitable for use  in a system dedicated to the support 
of one project. The computer is fast enough to provide the necessary 
response time needed to drive a real  t ime circuit  design system, and 
large enough to support significant growth potential. 
sive overlay structure,  the baseline software system could be imple- 
mented in an 8K memory;  however, this would considerably complicate 
software implementation and would severely res t r ic t  the system growth 
potential and versatility. A 16K storage capability will resul t  in the 
best  overall systems performance and will simplify implementation. 
With an exten- 
L 
The high speed direct  access  capabilities of the disc a r e  
necessary due to the fast response t ime demanded by the display 
terminal. The entire task of computer aided circuit  design is pr i -  
marily concerned with data manipulation and organization. 
major percentage of the off-line storage provided by a disc will be 
devoted to the data tables needed for  circuit  schematics and mask 
definition. As the ci rcui t  development passes  f rom the real t ime 
design phase into the mask creation phase, 1 / 0  response t ime 
becomes l e s s  important permitting the use  of magnetic tape as both 
intermediate storage and as the final output medium for  the circui t  
masks e 
The 
The,card reader  provides the necessary  input device to 
communicate with the system assembler  and to handle the la rge  
amount of data required to create  and update the data tables on disk. 
If the system does not contain an interactive graphics display, the 
circuit  design commands m a y  also be entered by cards.  
The basic design language developed in the Appendix of this 
report  is compatible with both standard batch type job input and con- 
trol ,  as well as with an interactive graphics capability. 
system should be highly u s e r  oriented and should provide efficient 
des i gne r / computer communication. 
the communication between the engineer and the computer, and places 
the designer in d i rec t  control of the development of h i s  circuit. With-  
out the graphics capability, the designer loses  a powerful design tool 
and the system rever t s  to batch oriented operation. 
The developed 
A graphics capability s implif ie  s 
3 . 3  LARGE SCALE SYSTEM (UNIVAC 1108) 
The software available today that can be used for automated 
circui t  design, analysis, routing, and artwork generation exceeds by 
far the capability of a small computer. 
extensions of a small  scale circuit  design system and should be ca re -  
fully considered as possible future applications before committing to 
the development of a l e s s  sophisticated system. 
These capabilities a r e  natural 
The UNIVAC 1108 System presently in  use at Marshal l ' s  NASA 
Computational Laboratory i s  capable of supporting the most  sophisti- 
cated circuit  design software currently available in industry for the 
preparation of monolithic integrated circuits. The UNIVAC 1108 Sys- 
tem is a large-scale  data processing sys tem that features multi- 
programming and multi-processing capabilities for high performance. 
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The cost, performance, and availability of the 1108 system pro- 
hibits its use  as  a dedicated computer to a project of this size. 
However, by incorporating a remote graphics terminal capability 
within the system, the designer/engineer would have both the 
capabilities of a la rge  scale system and the availability of a dedi- 
cated computer. This arrangement would provide an unquestion- 
able "best system" as future growth potential would be practically 
unlimited and turnaround time would be near  optimum. 
The cost of both the hardware and software required to pro- 
vide graphic terminals has previously prohibited the large scale use 
of interactive graphics a s  the solution to the man/machine communi- 
cation problem. A graphics terminal which provides sufficient capa- 
bility for  permitting computer assisted MOS F E T  circuit design and 
system software of the magnitude needed to support such terminals 
in a time shared environment i s  costly and would have to be developed 
in a general package to support many terminal  users .  Large scale 
systems which service many u s e r s  invariably operate in a multi- 
programming environment in order  to effectively use central  pro- 
cessor  time during the delays inherent in servicing 1/0 requests. 
the same system is to support terminals,  additional software must  
be developed to provide a ffdemandt' (priority) processing mode to 
establish productive "conversation" between'the terminal and the com- 
puter, 
If: 
The UNIVAC 1108 System currently in use a t  the NASA MSFC 
Computational Laboratory provides a graphics terminal capability. 
Several UNIVAC 1558/1557 Graphics Terminals have been placed in 
various locations within the NASA MSFC Facility, and a r e  presently 
supported for  on-line user  applications,, The UNIVAC 1108 system 
software i s  oriented toward maximizing the throughput of batch opera- 
tions, while providing the capability f o r  handling useful amounts of 
real  t ime and demand processing. The system software, however, i s  
of a general nature and must  be supplemented by user  software to be 
able to interpret  the operator action and determine the required response. 
As explained in Section I1 of this report, the user-oriented graphic 
software required to provide an interactive graphics capability is pro-  
portional to the complexity of the circuits being designed. 
tion of the additional application software required to utilize the exist- 
ing graphics terminal will not be a minor problem, 
The genera- 
Graphics packages 
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can become extremely complex, especially i f  extensive ope ra tor  
flexibility and control must  be provided. However, the advantages 
of such a graphics package, when considered in the, light of the 
benefits provided by terminal operations, make it essential  that 
such a system be seriously considered. Without the remote graphics 
terminal,  the UNIVAC 1108 becomes unavailable for on-line, real- 
t ime circuit  design, but retains the capability of employing the most  
up-to-date developments in the preparation of integrated circui t  
masks.  
PART IV 
STUDY CONCLUSIONS 
The final system configuration must  be chosen on the basis 
of the task requirements, the desired level of growth potential, and 
the u s e r ' s  availability requirements. 
developed during this study is well suited for  the SDS 930 system 
configuration presented in Part III, 
desired, the SDS 930 configuration is  la rge  enough to per form the 
specified task and to provide a reasonable growth potential. However, 
if a graphics terminal  is available for  the 1108, it is unquestionably 
the m o r e  desirable system for  performing automated artwork genera- 
tion. 
an extensive circuit  design and analysis capability. 
The baseline software 
If a small dedicated system i s  
This is  especially t rue  i f  future plans fo r  the system require 
4.1 NASA OPERATION 
4.1.1 Current Intentions 
NASA MSFC i s  currently actively engaged with the evaluation 
and preliminary implementation of the Banning System, 
plans call for  initially implementing the Artwork P rogram in o rde r  
to establish a minimum production oriented capability to be followed 
later by the addition of the other Banning System components in a 
building block sequence. The overall objective appears to be to pro- 
vide the full capabilities of the Banning System to NASA MSFC but in 
a sequence which allows the artwork generation capability to  be avail- 
able fo r  use as quickly as possible. 
Tentative 
Prel iminary estimates indicate that approximately 1 - 3 months 
of effort wi l l  be required to make the Artwork P rogram operational at 
the Huntsville Facility i f  no serious complications are encountered. 
Inputs for  the initial artwork system will probably have to  be hand 
generated since the P R F  Program will not be operational initially. 
4.1.2 Potential Problem Areas 
A number of potential problems exist with the current  NASA 
proposal for the implementation of the Banning System. In presenting 
these points, it is not M&S Computing's intention to discourage the use  
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of the Banning System, The system is basically sound and contains 
extensive desirable capabilities. However, it is imperative that 
potential pro blern areas be quickly identified so that the responsible 
NASA personnel can assess their impact and develop appropriate 
corrections e 
(1) The original NASA intention was to develop a 
system to support the designer/engineer during 
the placement and routine operations of MOS 
F E T  circuit  design and to eliminate the tedious 
and time consuming manual operations involved 
in generating chip artwork. The current  opera- 
tion and its inherent problems a r e  described in  
Section A. 2 of the Appendix., The current  pro- 
posal to make the Banning Artwork P rogram 
operational will require 1 - 3 months of effort 
and will not substantially alleviate the problems 
associated with the current operation fo r  the 
following reasons: 
Placement and routing will still have to be 
done by hand without the P R F  Program. 
In o rde r  to digitize the necessary input 
data for  the Artwork Program,  the designer 
will still have to provide a scaled mask  
drawing which a programmer  must  then con- 
vert to the proper input format. While the 
full drafting steps of the current  operation 
should not be necessary,  significant manual 
preparation will still be required. 
The Artwork P rogram cannot directly pro- 
vide the control paper tape needed to drive 
the Gerber Plotter. 
put of the Artwork P rogram mus t  be pro-  
cessed by es sentially the same program 
currently used to punch the Gerber paper 
tape. 
The magnetic tape out- 
It is unclear yet that the output f rom the Art- 
work P r o g r a m  is fully compatible with the 
Gerber Plotter at MSFC. 
deviations are not major ,  this problem should 
not be critical. 
As long as the 
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(2) Since the Banning System does not support a graphics 
terminal,  the system is  unavailable for on-line, 
rea l  t ime circui t /mask design. 
communication between the  engineer and the sys tern 
during the design phase will not be realized. 
Efficient two-way 
4.2 IMPORTANCE O F  GRAPHICS 
The NASA MSFC Computational Laboratory and many indus- 
trial computer facil i t ies have realized the growing demand to supple- 
ment batch processing abilities with the remote terminal capability to 
provide effective man/machine communication. 
to completely replace the circuit  designer,  a multitude of design rules 
for the design of individual devices and for  their  interconnection into 
complete circuits mus t  be established to generalize circuit  designing 
and present the problem in terms applicable to the computer, 
ience and subjective reasoning of the experienced designer is lost ,  
freedom of design is greatly res t r ic ted,  and considerable circuit  
design efficiency is  eliminated in order  to res t r ic t  designer interaction 
requirements. If the experienced circuit  designer, whose pr imary  
in te res t  is experimental design with a maximum emphasis on optimiza- 
tion, is to be provided computer assistance,  an interactive graphics 
capability is highly desirable. 
To allow the computer 
Exper- 
f 
Interactive graphics provides a r ea l  t ime circuit  design tool 
and allows the designer/engineer to specify components and control 
placement and interconnection modifications. 
is able to "review" completed circuits and incorporate la te  design 
changes o r  modifications pr ior  to generating the final artwork. 
The designer /engineer 
M&S Computing feels that interactive graphics i s  essential  to ! 
the type of r e sea rch  and development work that is performed a t  the 
NASA MSFC Facility. 
able to provide graphic terminal support on the UNIVAC 1108 system, 
the amount of effort and expense required to provide the circuit  designer 
with an interactive graphics capability is well worth while in  light of the 
advantages of such a system. 
Since both the hardware and software a r e  avail- 
4.3 RECOMMENDATIONS 
In particular,  M&S Computing feels that there  are a number of 
distinct recommendations to be made as a resul t  of this study effort: 
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(1) A UNIVAC 1558/1557 Graphics Terminal  is located 
in the B Wing of the Astrionics Laboratory. If this 
system can be made available for  this application, 
the UNIVAC 1108 will provide an unquestionable 
"best system" for  this task since future growth 
potential would be practically unlimited and turn-  
around time would be near  optimum. 
(2) Immediate emphasis should be placed on developing 
the complete design of an application, u s e r  oriented 
graphic design language for this  task. This language 
should be capable of supporting both job control and 
circui t  design, analysis, routing, and artwork gener- 
ation . 
( 3) The required graphics application software should 
be developed in parallel  with the implementation of 
the Banning Artwork Program.  
(4) The Banning Artwork P r o g r a m  will, i f  coupled to a 
display terminal,  provide a significant improvement 
in  the design and generation of c i rcui t  masks. How- 
ever ,  the desirability of implementing the full 
Banning P r o g r a m  should be seriously reviewed. ' It 
is  nQt at all c lear  that  the benefits provided by the 
totak Banning System a f e  worth the cost of implemen- 
tati& to the NASA MSFC Facility. 
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APPENDIX 
A DESIGN CONCEPT FOR COMPUTER CONTROLLED MOS F E T  
CIRCUIT ARTWORK GENERATION 
A. 1 INTRODUCTION 
The Computer Task Study was dedicated to developing a logi- 
cally consistent and realist ic software approach for  performing com- 
puter ass is ted MOS F E T  circuit design. It was conducted with a 
systems approach in that all aspects of the design sequence were 
Rcrutinized and modified i f  necessary to f o r m  an overall approach 
with mutually compatible components. A considerable amount of 
effort was spent developing standardization groundrules for: 
(a) Component Designation 
(b) Cell Architecture 
( c )  Circuit  Architecture, and 
(d) Circuit  Component Interconnection 
A basic design language was developed which is compatible 
with both standard batch type job input and control, as well as with 
an interactive graphics capability. 
tion interface is’ discussed in detail in Section A. 4. 
The man/  computer communica- 
The software package which was designed as a resul t  of this 
study effort has been functionally flowcharted and is presented in 
Section A. 5.7, 
presented in Section A. 6 ,  along with a discussion of desirable docu- 
mentation and ha rd  copy requirements. 
The output capabilities of the proposed system are 
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A, 2 CURRENT OPERATION 
The following discussion of current  MOS F E T  design funda- 
mentals is provided to  establish a common baseline knowledge and 
to eliminate any possible confusion caused by the terminology utilized 
during the subsequent sections of this report. 
fully versed in MOS F E T  design techniques need not concern them- 
selves with this section. 
Those individuals 
The MOS F E T  (Metal-Oxide -Silicon Field Effect Transis tor)  
is  a solid state device which differs f rom the ordinary t ransis tor  in 
that it is a voltage amplifier with a very high input impedance and a 
t ransfer  characterist ic similar to  that of a pentode vacuum tube. The 
simplest  fo rm of this device is shown in Figure A l ,  however, the 
actual layout may vary  considerably, depending upon desired device 
characterist ics and the circuit  configuration into which the device is 
de sign e d. 
The device considered during this study was a P channel 
enhancement mode device and consists of a block of N type silicon 
called the Substrate into which P+ impurit ies are diffused i n  two 
parallel  s t r ips  called "the source" and "the drain". The area of N 
type silicon between the two P area s t r ips  is called the channel and 
becomes an induced P region during operation. The entire surface 
of the chip is covered by silicon dioxide which is  etched down over 
the P regions and the channel area. A metal  gate is deposited over 
the channel area, separated f rom it by the oxide, 
contact the source and drain through contact cutouts in the oxide. 
Metal supply lines 
- 
For  a MOS F E T  circuit in which all devices are made by the . 
same process,  the characterist ics of each t ransis tor  will be controlled 
primarily by the gate length and width, 
importance in designing MOS F E T  devices. 
This feature is of the u b o s t  
As a first s tep in actual device fabrication, a thin layer of sili- 
This is con dioxide is  grown on the surface of the silicon wafer. 
followed by four photographic etch steps intermixed with other steps 
such as impurity diffusion, vacuum metalization, and intermediate 
layerings with silicon dioxide. The masks for  these photographic 
operations are prepared by the same large  scale layout and photo 
reduction techniques common to the integrated circuit  industry. 
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In the MOS F E T  circuit (CHIP) fabrication operations used by 
NASA MSFC, the process of generating the four masks f rom a given 
input circuit  schematic is a tedious and time consuming manual task. 
The individual steps in  this procedure are listed below: 
A final circuit schematic is defined based on design 
requirements and breadboard results. 
F r o m  the schematic a topological layout is developed. 
This shows the location and approximate s izes  of each 
device in the circuit along with the interconnections, 
crossover  points, and metal to P-region contacts. 
Nex t  a complete se t  of scaled mask  layouts is developed 
by a draftsman. 
The scaled mask layouts are used to either manually cut 
the rubylith which is then photographically reduced to 
c rea te  the actual mask,  o r  to generate an input tape for  
a gerber  plotter which draws the mask  to be photographi- 
cally reduced. 
The entire sequence of events l i s t e d  above, including repeti- 
tions required to cor rec t  o r  modify the original design, can take 
months to complete. It is this design and mask  development sequence 
which can be considerably improved and speeded up by utilizing a 
general purpose digital computer, preferably with interactive graphics 
capability, to  support the circuit  designer and to eliminate the need for 
an extensive draftipg step. 
A. 3 MOS DESIGN FUNDAMENTALS 
During the course of this study effort, M&S Computing studied 
two distinct MOS F E T  design techniques. 
The General Instrument's MOS LSI Design Manual describes a 
free fo rm technique in  which a multitude of design rules are established 
for  the design of individual devices and for  their interconnection into 
complete circuits. The rules,  in effect, allow the design engineer to 
custom tailor each device and circuit  component to optimize the desired 
circuit parameters .  
design and is ideally suited for  the individual, experienced circuit  
designer whose pr imary  interest  is experimental design with a maximum 
The GI approach allows a complete freedom of 
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emphasis on optimization. However, the GI  method, because of its 
total free fo rm approach, i s  extremely difficult to implement on a 
computer. 
based on intuition, experience, and subjective reasoning. 
Far too many of the design steps in this method are 
The second method investigated was a method described by 
Philco-Ford which allows fo r  the design of la rge  scale arrays with 
standardized cells. 
ventional integrated circuits. 
the standard circuit  cells  and well defined rules govern component 
interconnection and circuit  geometry. 
designer with this approach is  on optimizing cell interconnects. A 
functioning circuit  can be laid out without considering the o rde r  in 
which blocks feed into each other. However, the number of c ross -  
overs and often the chip area as well can be minimized by grouping 
together, insofar as possible, cells that interconnect. The method 
described by Philco-Ford is ideally suited to computer assistance. 
The procedure is similar to  breadboarding con- 
The complete circuit  is laid out using 
The major  concern of the 
The pr imary  disadvantage of this technique is that the circuit  
designer must  work with standardized cells, the arrangement and 
interconnection of which is governed by rigid and formalized rules. 
This, of course,  prevents the designer f rom completely optimizing 
all circuit  devices and forces  h im to work with a circuit  format  
somewhat less convenient than his normal schematic. 
A. 3.1 MOS Cell Specification 
As stated previously, the Philco-Ford concept of utilizing 
"building blocks" o r  standardized cells as circuit  components defines 
a circuit design technique which lends itself well to automation. The 
techniques presented in this study are based on that concept in an 
expanded fo rm which liberalizes some of the design rules. 
The cell, as defined for  this study, is a circuit device o r  
group of devices, including component interconnects which has been 
established as a standardized circuit  element. 
inverters ,  NOR gates, output buffers, one bit shift registers, etc. 
F r o m  the designers viewpoint, a cell consists only of a circuit  com- 
ponent with well defined inputs and outputs, operating characterist ics,  
and a symbolic representation. To the computer a cell is consider- 
ably different. 
Examples of cells are 
This can best  be demonstrated by an illustration, 
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Figure A2 shows the schematic and logrcal representation of 
a MOS F E T  inverter  cell constructed of two devices where VDD i s  
the drain voltage, VGG is the gate voltage, VG is ground, and A and 
B are respectively the logical input and output fo r  the cell. Three 
symbolic layouts fo r  the inverter cell are shown in Figure A3. The 
pr imary  difference between the various forms  is  their acceptability 
for computer representation and the number of data words required 
to construct each graphically. The particular symbolic layout most  
compatible with efficient computer storage techniques is shown in 
Figure A3(c) and will be discussed in detail later. 
To construct circuits the designer only needs to know the s y m -  
bolic representation of the available cells and the rules for component 
interconnection and circuit  geometry, 
considerably more.  
The computer needs to know 
Since the pr imary  objective of the computer is to construct the 
output tapes required for  manufacturing the  four fabrication masks,  the 
definition of a cell to the compu'ter consists not only of the cell's s y m -  
bolic representation but also of its mask representations. A complete 
cell representation for  the basic inverter is presented in Figures A4 
through A6. 
used to represent  metal circuit paths, solid lines represent  diffused 
P-regions except for the cell border,  solid dots show connections of 
metal to P-regions,  and small circles  indicate cell contact nodes for 
circuit interconnection. 
A6, there is an almost  direct  correspondence between the solid l ines 
on the topological layout and the diffusion mask, the dashed lines and 
the metalization mask,  and the solid dots and the contact mask. 
On the topological layout of Figure A4, dashed lines are 
As can be seen by examining Figures A5 and 
The cell representation is maintained in the computer storage 
Each of the four masks  and a r e a  as a data set of points and vectors. 
the symbolic representation of the cell is  stored independently and 
computer cell definition is synonymous with the five data tables that 
make up the cell 's  data set. 
and their use  is presented in Section A. 5. 
A detailed description of these data tables 
Two symbolic representations of an a rb i t ra ry  cell are shown in 
Figure A7 and certain standardization rules have been established con- 
cerning its organization: 
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Power supply l ines (VDD, VGG, and VG ) run through 
each cell horizontally at fixed locations and are metal. 
All cells  have a standard length (Y-dimension) and a 
variable width (X-dimension) dependent upon cell func- 
tion. 
All cell logical inputs and outputs enter o r  leave the 
cell f r o m  the bottom. In rare instances a logical 1/0 
line may  be routed to the top of a cell but never to the 
side, 
In general, all cell logical inputs and outputs will be P- 
region signal lines. (In the future it m a y  be necessary 
to define a metal 1/0 but such a need will complicate 
computer cell definition and should be avoided if at all 
possible . ) 
A. 3.2 Chip Circuit Specification 
The term circuit in this study report  refers  to a collection of 
cells, cell interconnections, and bonding pads all located on a single 
silicon chip. W i t h  the building block approach, the circuit designer 
is pr imari ly  concerned with cell and bonding pad alignment, component 
interconnection, and circuit geometry, 
Figure A8 shows the symbolic representation of a typical MOS 
F E T  circuit  constructed with standardized cells of the type described 
in Section A. 3.1. The boxes around the per imeter  of the figure repre-  
sent circuit bonding pads, 
identical to those described in Section A. 3. 1 for the topological layout. 
The other symbolic conventions used are 
As stated earlier, to  construct circuits the designer only needs 
to know the symbolic representation of the available cells and the rules 
for establishing component interconnection. 
needed by the computer is analogous to the information that is required 
to define a cell,  
The circuit information 
The definition of a circuit  to the computer consists of the sym- 
bolic representation of the components used to represent  the circuit. 
This includes cells,  bonding pads,  nodes, contacts, and contact nodes. 
A node differs f r o m  a contact node in  that it only allows two o r  more  
straight line interconnection paths of the same material to join. A con- 
tact  node joins two or  more  interconnections of mixed materials (metal 
and P-region). 
t 
t .  
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As with the individual cell, the computer i s  responsible for  
maintaining the circui t  symbolic representation as well a s  the four 
mask layouts. In this case,  the mask layouts a r e  an overlapped com- 
posite consisting of the individual cell masks for  those cells specified 
for  this circuit  and the individual masks for  each specified bonding pad, 
metal  o r  P-region interconnect, and contact. 
The circuit  representation is maintained in the computer s to r -  
age a r e a  as  a data set s imilar  to those necessary to represent  cells. 
The only difference is that the circuit  data se t ' s  component coordinates 
a r e  oriented to a chip grid sys'tem whereas individual cell definition 
data se t s  use a relocatable grid coordinate sys tem with the origin 
located a t  the cel l ' s  lower left hand corner.  
Circuit  definition and construction is also governed by the follaw- l 
ing standardization rules necessary to permit  computer participation in 
the design steps:  
Cells will be arranged in a horizontal fashion with 
ve r ti cal boundaries aligned, 
Multiple rows of cells may be employed if proper 
ca re  is taken to protect against crossover  shorts .  
In general, metal  lines will run horizontally and 
P-region lines will run vertically to reduce the 
possibility of crossover  problems. 
Metal lines should be used whenever possible to 
minimize line resistance and capacitance. 
Metal lines must  be used for VDD, VGG, and VG; 
and for  all bonding pad connections, 
Each pin on a block will have only a single path 
attached to it. 
external node. 
Multiple connects will be through an 
Each bonding pad will have only a single path 
attached to it. 
external nodes. 
Multiple connects will be through 
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The above rules constitute a baseline set and may be revised 
if  appropriate care is taken in analyzing the impact on computer oper-  
ation. 
Both the Philco-Ford manual and the G I  manual list a volumi- 
One of the pr imary  advantages of computer ass is ted 
nous number of specific design rules which have not been discussed 
in this section. 
design is that the computer will assume responsibility for properly 
implementing the detailed device design procedures if the circuit  is 
constructed f rom defined cells properly linked. 
m a r y  responsibility will be for  establishing the desired circuit  geom- 
etr y. 
The designer 's  p r i -  
A. 4 MAN/COMPUTER INTERFACE 
Since the pr imary  u s e r  of this system will be a designer/  
engineer rather than a computer specialist,  it is  extremely important 
that the man/computer interface be u s e r  ra ther  than programmer 
oriented. The ideal system would provide a graphics terminal to 
establish efficient two-way communication between the designer and 
the system, and a communication language which allows the designer 
to define his inputs in  a familiar terminology suited to his particular 
problem. 
Many of the problems encountered in the creation of a proper 
Rather,  these problems are 
They a re ,  how- 
support system in which interactive graphics systems may operate 
a r e  not unique to graphics applications, 
common to all interactive (conversational) systems,  
ever, accentuated by the graphic display console which, because of its 
ability to display much information rapidly, causes the u s e r  to become 
impatient with any system that cannot provide a response commensur- 
ate with its speed, 
F o r  this reason the man/computer interface was developed in 
two phases. 
terminal and defines the basic conversational interface with the termi- 
nal as an essential  component. 
The first phase assumed the existence of a graphics 
The second phase extrapolated the basic man/computer inter-  
The pr imary  objective was to establish an interface which, 
face defined in phase one to a system which does not contain a graphics 
terminal. 
while not initially requiring a graphics display, could be easi ly  expanded 
to include one with no maj.or design modifications. 
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The minimum graphics terminal  configuration required for  
this task  would consist  of a CRT display unit, a typewriter keyboard, 
and a light pen o r  gun. 
to t ransmi t  alphanumeric charac te rs  and special  symbols to the sys -  
t e m  and to  the graphic display. 
identify particular display (X, Y) coordinates of which he wishes the 
system to be aware,  
The typewriter keyboard will allow the u s e r  
The light gun allows the u s e r  to 
The system which has been developed for this application 
should be readily applicable to any display terminal  which has a con- 
t ro l  light pen o r  gun and is capable of displaying vectors and alpha- 
numer ic  character s. 
Figure A9 presents  a representation of the CRT sc reen  layout 
for this application. 
tioned into four distinct a reas .  
It should be noted that the screen has been par t i -  
The working a r e a  represents  the silicon chip a r e a  upon which 
As the design task proceeds, the desired circui t  will be constructed. 
this a r e a  will contain the symbolic representation of .the circuit  under 
con side ration. 
The element a r e a  portion of the CRT is used to provide an 
immediate response to the operation action of specifying a circuit  ele- 
ment. Legitimate circuit  elements a re :  defined~ circuit  cells ,  bond- 
ing pads, contact nodes, and nodes. When an element is specified, 
its syrnbolic representation is immediately displayed in the element 
display area.  It may be rotated, i f  necessary,  and then t ransfer red  
to the working a r e a  of the screen  by ei ther  the f l t rans la te f l  or the 
"align" in s t r u  c tion s . 
The message  a r e a  provides a display a r e a  on the screen  which 
the sys tem may use  to  communicate with the user .  Possible uses are 
e r r o r  messages  to notify the u s e r  of i l legal operations, system status 
messages,  etc. 
r 
The command keyboard is a portion of the display which is 
sensitive to light gun activity. It is fur ther  subdivided as shown in 
Figure A10. Each small block, when touched by the light gun, will 
implement the command specified by that block. Blank blocks are 
cur ren t  spares .  Table A1 presents  a detailed definition of the cur -  
rent instruction list and relates  the instructions to the symbols used 
on Figure A10. 
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OPERATION CODES 
Symbol Definition 
SB 
SPC Specify a Corner Pad specify operation, the 
S P  Specify a Side Pad appears in  the element 
SN Specify a Node 
Specify a Circuit Block (defined cell) 
As a resul t  of any 
specified element 
area of the display. 
SCN Specify a Contact Node 
AL Align Block Left  - This instruction will align the block speci- 
fied by the previous operation and currently in the element 
a r e a  with the left hand boundary of a currently existing chain 
of cells in the working area.  The use r  must  indicate with the 
light gun the left hand border of the desired chain. 
AR 
RT 
CM 
CP 
T 
R P L  
Align Block Right - Same as AL except system will align on 
the right boundary of an existing chain. 
Reset  - This instruction will reset the screen and allow the 
designer to restart his circuit. 
Connect Metal - If the use r  next indicates two nodes (or con- 
tact  nodes) in the working area, the system will connect 
them with a metal path (dashed line), 
Connect P-Region - Same as CM above except that the system 
will connect the indicated nodes with a P-region path (solid 
line). 
Translate  - This instruction will allow the operator to  move 
an element area to the working area by touching the desired 
(X, Y) coordinates in  the working area with the light gun. 
Rotate Pad Left - Every time this instruction is touched, the 
pad i n  the element area will be rotated counter-clockwise 900. 
Table A1 
I 
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Symbol Definition 
DL 
DE 
GON 
GOF 
F 
H 
MOF 
Proceed 
Delete Line - Allows the operator to eliminate the intercon- 
nection line touched by the light gun. 
Delete Element - Allows the operator to eliminate the ele-  
ment  touched by the light gun and all of its interconnections. 
Grid On - This instruction allows the operator to grid the 
working area. 
Grid Off - Allows the operator to turn the grid off. 
File - This instruction allows the operator to record in a 
l ib rary  for l a te r  reference the data sets describing the c i r -  
cuit currently in  the working area. 
-
Hardcopy - This instruction allows the operator to obtain a 
hard copy of the working area. 
Message Off - This command will blank the message area 
of the display. 
Proceed - Indicates to the system that the design in the work- 
ing area is  complete and that the system should begin deriv- 
i n g  the required output to generate the’four masks.  
1 
Table AI. (continued) 
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To il lustrate how this system is to be used, the circuit  of 
Figure A8 will be constructed in the working area using the defined 
instructions. 
nodes, blocks, and pads are numbered to simplify the illustration. 
Pads are  numbered f rom 1 to 9 start ing at VDD in the upper left 
and proceeding in a counter-clockwise manner. Cells are identi- 
fied by their symbol and a repetition number which is assigned by 
the computer as the cell is specified. 
indicative of the number of times the same standard cell has  been 
used in  the circuit. In o rde r  to uniquely identify a particular cell 
o r  pad in a circuit, both its code number and repetition number 
must  be known. 
Figure A l l  i s  identical to Figure A8 except that 
The repetition number is 
Nodes have been arbi t rar i ly  numbered as specified. 
number and letters in parenthesis would not be visible on the screen 
but are analogous to the numbering scheme used by the system to 
keep t rack  of circuit  elements. 
The 
A detailed instruction list for  the circuit  of Figure A l l  has 
The nomenclature used is oriented been developed in Table A2. 
about the numbering convention utilized in Figure A l l .  
sake of simplicity, the following conventions have been used in 
F o r  the 
lfSB-I(1)'l - This is the specification of Block I, 
Repetition Number (1). 
l1N(4)I1 is Node # 4. 
l tCM-(Pl ) (Nl) f f  is read "Connect Metal f rom 
Pad 1 to  Node #1". 
I1CP-(N9)(NOR2, 2)11 is  read "Connect P-Region 
f rom Node #9 to NOR Cell Repetition #2, Pin #2. 
Cell logic pins are numbered f r o m  1 to n start ing 
at the lower left hand corner.  
Cell. chain power supply nodes are labeled A, B, 
C (Left) and A, B, C (Right); - fo r  example, BR 
is node B right. 
A-22 
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CIRCUIT INSTRUCTION LIST 
1 
2 
3 
4 
5 
6 
7 
8 
9 
10 
11 
12 
1 3  
14  
1 5  
16  
17  
18 
19 
20 
21 
22 
SB -NOR( 1) 
AR -I( 1) 
SB -I( 2) 
AR -NOR( 1) 
SB -NOR (2) 
AR -I( 2) 
SB-DOB(1) 
AR-NOR(2) 
S P - Y ( 5 )  
R P L  
2 3  
24 
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
4 1  
42 
4 3  
44 
45 
46 
47 
48 
49 
50 
51 
52 
53 
54 
55 
56 
57 
58 
59 
60 
61 
62 
6 3  
64 
65 
66 
Tab le  ' A2 
A-24 
67 
68 
69 
70 
7 1  
72 
7 3  
7 4  
7 5  
7 6  
77 
78 
79  
80 
81 
8 2  
83 
84 
85 
8 6  
8 7  
88 
89 
SN-N(2 
T-W,  Y) 
SN -N( 2 1 ) 
SN -N( 23) 
V 
T-(X Y) 
SN -N( 24) 
T-W,  Y) 
CM- ( P l ) ( N  1) 
CM- (N 1 ) (N2) 
CM- (N2) (AL) 
C M - ( P 2  ) (B L) 
CM- (P3)  (N4) 
90 
9 1  
92 
9 3  
94 
95 
96 
97 
98 
99  
100 
10 1 
102  
1 0 3  
1 0 4  
10 5 
10  6 
107  
108  
109  
110 
111 
112 
Table ~2 
C M  -(N4) (N3) 
C M  - (N 3) C L) 
C M  - (P4) (N5) 
CM- (N 5) (N7) 
CP-(N7)(11, 1) 
CM-(N7) (N9) 
CP-(NS)(NORZ, 2) 
CM- (P5)  (N 6) 
C M  - (N 6) (N8) 
C P  - (N8) (NOR 1, 2) 
C M - ( P 6 ) ( N l l )  
CM-(N 11) (N 10) 
CP-(NlO)(DOB 1, 2) 
CM - (P7) (N12) 
CM-(N12)(N13) 
CM- (N 1 3) (CR) 
CM-(P8)(N16) 
CM - (N 1 6) (N 14) 
CM - (N 14) (BR) 
CM-(P9)(N15) 
C M  - (N 1 5) (AR) 
CP-(11, 2)(N17) 
CP-(N17)(N18) 
( continued ) 
113 
114 
115 
116 
117 
118 
119 
120 
121 
122 
123  
CP- (N 18) (NOR 1, 1) 
CP-(NOR1,  3)(N19) 
CP-(Nl9) (N20)  
CP-(N20)(12, 1) 
CP-( I2 ,  2)(N21) 
CP- (N2  1)(N22) 
CP- (N2 2) (NOR2, 1) 
C P  - (NOqZ, 3) (N2 3) 
C P -  (N2 3) (N 24) 
CP-(N24)(DOBl ,  1) 
P r o c e e d  
A-25 . 
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The following steps summarize the operator 's  responsibilities 
and describe the results to be observed in response to particular 
operator actions. 
s tep have been identified in order  to clarify the operation. 
The operations of Table A2 which per form each 
Cell I( 1) is specified by touching the SB instruction 
and keying an I on the typewriter keyboard. The 
symbol fo r  this block will appear in the element 
area. The cell is then translated to the working 
area by touching the desired (X, Y) coordinates with 
the light gun. (Operations (1) and (2)) 
Cell NOR (1) is then specified and aligned with Cell 
I(1) by f i r s t  specifying the NOR Cell and by then 
touching the AR instruction and the right hand border 
of Cell I(1). (Operations (3) and (4)) 
The remaining cells are specified and aligned in a 
similar manner. (Operations (5) through (10)) 
Pads  are specified like cells and first appear in the 
element area. 
using the RPR and RPL instructions. They are then 
translated to the desired portion of the working area 
in the normal manner. 
They can then be rotated i f  desired 
(Operations (11) through (36)) 
Nodes and contact nodes are specifie-d and positioned 
jus t  as the pads and cells were above. 
(37) through (84)) 
(Operations 
Signal and power paths of either metal  or P-region 
are established by first commanding either the "CM" 
or the f fCP" instruction and then touching with the 
l igh t  gun the two nodes between which the contact is 
to be made, (Operations (85) through (122)) 
Once the circuit  has  been fully wired, the system is 
commanded to "proceed" which terminates the design 
phase. At this point the sys tem wil1,perform a final 
e r r o r  analysis to insure that all nodes have been 
accounted f o r  and properly connected. (Operation 123) 
A-26 
The above described technique is, of course, ideally suited 
to operation on a graphics terminal equipped with a light gun o r  pen. 
It has been estimated that the circuit  of Figure A l l  could be con- 
structed in the work a r e a  of the display by an experienced designer 
in about three and one-half minutes. 
A close examination of Table A2 will show that the data needed 
by the computer to represent  this circuit  could have been supplied on 
cards using exactly the same instruction set as used in the  graphics 
mode. 
to  the system by pointing the l igh t  gun, (X,  Y) coordinates, and signal 
path interconnect end points, could be provided as instruction operands. 
In the case of card inputs, the information previously supplied 
A systematic design approach without a display would be f o r  the 
designer to sketch, not draft, onto graph paper a schematic of the 
desired circuit. The grid used should be equivalent to that used for  the 
display working area. Such a sketch would be equivalent to that shown 
in Figure A8. He would then number all pads, nodes, and pin numbers 
and assign repetition numbers to the cells. The results would be simi- 
lar to the drawing in Figure A l l .  
can code directly the instructions needed by the computer to represent  
the circuit. 
shown in Table A2, 
F r o m  such a drawing the designer 
T.he cards  would then contain statements of the fo rm 
As can be seen f rom Table A2, 123 instructions o r  operations 
are required to define the circuit  of Figure A l l .  
mode, the number of discrete operations can be significantly reduced 
and simplified if a statement format  such as that of Table A3 is used, 
In the card  input 
The statement format  operation se t  is very similar to the origi- 
nal graphics operation set. The pr imary  difference being that specifi- 
cations and translation are done in one step. 
material are also constructed by one statement regardless of the num- 
ber  of nodes contained in  the path. 
cuit can be defined with 51 operations in  statement format. 
net saving of 72 operations over  the discrete  format  nomenclature. 
Signal paths of a single 
In the case  of the example, the c i r -  
This is  a 
The pr imary  disadvantage of the format  statement is that it 
requires additional software to decode the statements, 
cation the advantages of the format  statement for non-graphic communi- 
cation f a r  outweighs the penalty incurred as a resul t  of requiring the 
additional software. 
F o r  this appli- 
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1 
2 
3 
9 
10 
11 
12 
13 
14 
15 
16 
17 
18 
19 
20 
3 
21  
22 
S T A T E M E N T  FORMAT 
SB-I(l), (X, Y) 
ALIGN R-I(1) (NOR(l ) ,  I(2),  NOR(2), DOB(1))  
spc - vdd (l),  (x, y )  
sp - v g g  (21, (X, Y) 
SP  - vg (31, (X, Y) 
sp - X(4),  (X, Y) 
S P  - Y(5), (X ,Y) ,  R P R  
S P  - Z(6) ,  (X ,Y) ,  R P R ,  R P R  
SP - Vg(7), (X, Y), R P R ,  RPR 
S P  - Vgg(8), (X, Y), R P R ,  -RPR 
sp - Vdd(9), (x,y), RPL 
SN .. N1, (X, Y) 
SN - N2, (X,Y)  
S N  - N3, (X,Y)  
SN - N4, (X,Y)  
SN - N5, ( X , Y )  
S N  - N6, ( X , Y )  
SCN - N7, ( X , Y )  
SCN - N8, ( X , Y )  
SCN - N9, ( X , Y )  
SCN - N10, (X ,Y)  
SN - N11, (X,Y)  
TABLE A3 
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23  
24  
25 
26 
27 
28 
29 
30 
31 
32 
33 
34 
35 
36 
37 
38 
39 
40 
41 
42 
43 
44 
45 
SN - N12, (X,Y)  
SN - N13, (X,Y)  
S N  - N14, (X,Y)  
SN - N l s ,  (X ,Y)  
SN - N16, (X, Y) 
SN - N17, (X ,Y)  
SN - N18, ( X , Y )  
SN - N19, ( X , Y )  
SN - N20, ( X , Y )  
SN - N21, (X ,Y)  
SN - N22, ( X , Y )  
P 
SN - N23, ( X , Y )  
SN - N24, ( X , Y )  
CM - P1, N1, N2, AL 
CM - P2, BL 
CM - P3,- N4, N3, CL 
CM - P4,  N5, N7, N9 
CP - N7,, 1(1) 1 
C P  - N9, NOR (2) 2 
CM - P5, N6, N8 
C P  - N8, NOR (1) 2 
CM - P6, N11, N10 
CP - N10, DOB (1) 2 
TABLE A3 (continued) 
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46 
47  
48 
49 
50 
51 
C M  - P7, N12, N13, CR 
C M  - P8, N16, N14, BR 
C M  - P9,  N15, AR 
C P  - 1(1) 2, N17, N18, NOR (1) 1 
C P  - NOR (1) 3, N19, N20, I(2) 1 
C P  - NOR (2) 3, N23, N24, DOB(1) 1 
This statement is read "Align right on Block 1(1) 
sequentially the following cells: NOR( l ) ,  I(2), 
NOR(2), DOB( 1). 
TABLE A3 (continued) 
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The pr imary  disadvantage of the non-graphic communication 
mode of operation is that it severely limits the amount of real time 
circuit design that the u s e r  can perform with the system. Such a 
mode is entirely satisfactory i f  the computer is used simply to pro- 
duce the output required to manufacture the masks  but is of little 
use for  allowing the computer to aid o r  support the designer during 
the design phase. 
A. 5 PROCESSOR REQUIREMENTS 
A. 5. 1 Introduction 
The application software needed to perform computer assisted 
design can be divided into three sections: circuit  design software, 
mask  design software and support software. Since the ent i re  task is 
highly data dependent, the software is pr imari ly  concerned with data 
manipulation and organization. 
off-line storage is dedicated to  maintaining the data tables needed to 
define a circuit  schematic and its masks. 
A major percentage of memory and 
The circuit  design software is responsible for  conducting two- 
way communication with the u s e r  during the circuit  design phase, per -  
forming display control, and constructing the circuit  data set which 
defines circuit  geometry. 
The mask  design phase is initiated by executing a t fproceedt '  
instruction. 
final circuit  schematic e r r o r  .checking and fo r  constructing the mask 
data set  files which define the circuit  mask  geometry, 
The software of this phase is responsible for  performing 
The support software consists of the element dictionary, the 
element l ib rary  and the circuit  l ibrary.  
data sets rather  than working tables, they do not have to be maintained 
in main memory. 
phases and are discussed in  detail below. 
Since these a r e  reference 
They are referenced by software in both the other 
Chart  A1 presents  the data se t  organization and s t ructure  
required to support the defined application. 
organization is shown in Chart  Al(a) .  
gram phase requires its own main storage data set. Since the data 
requirements are substantial, this implies the possible need for  an 
overlay software structure.  Such an overlay structure is logically 
feasible since the program phases are relatively independent of each 
The overall task data 
It should be noted that each pro- 
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TASK DATA ORGANIZATION 
Memory Allocation 
Main Storage 
I.: Circuit  Data Set 
A. Working Table 
1. Cell/Pad Table 
2. Node Table 
B. Circuit  Schematic 
File 
t. ' Mask Data Set 
I A. Circuit  Diffusion 
File 
B. Circuit  Gate File 
C. Circuit  Contact 
File 
D. Circuit  Metaliza- 
tion File 
Chart A1 
Off -Line ,Storage 
I. Element Dictionary 
II. Element. L ib ra ry  
A. Element Sche- 
mat ic  File 
B. Element Dif- 
fusion File 
C, Element,Cate 
, File 
D. Element Con- 
tact  File 
E, Element Metal- 
ization File 
DI. Ci r cui t L ib ra ry  
Circuit  Data Set Head 
I I 
Cell /Pad Working Table 
c 
1 Node Working Table 
Circuit  S chernatic File 
r 
Mask Data Set  Head 
A 
Circuit  Diffusion File < 
~ 
Circuit  Ga te  File < 
I Circuit  Contact File < -
Circuit  Metalization File 
1 3 
Chart  Al(b) 
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CIRCUIT DATA SET HEAD 
STRUCTURE 
Circuit ID 
Spare 
Pointer to Cell/Pad Working Table 
Pointer to Node Working Table 
Pointer to Circuit Schematic File 
Pointer t o  Mask Data Set 
Chart A l (  c) 
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other. 
24 bit words of main storage memory,  an overlay s t ructure  will be 
an absolute necessity. 
If the computer chosen fo r  this task has  less than 25K 
A. 5.2 Circuit Data Set 
The circuit  data set is used by the design phase software to 
compile the definition of the circuit  elements and its schematic geom- 
e t ry .  
tables), and of the circuit  schematic file. 
It is composed of two working tables (the celi/pad and node 
The organization of the data set is presented in Chart  Al(b).  
The data set head provides pointer information not only to the work- 
ing tables and schematic file, but a lso to the head of the mask  data set. 
This is necessary since the circuit  data set head will act  as the basic 
linkage between any necessary software overlays. 
ture  of the data se t  head is shown in Chart  Al (c) ,  
The exact s t ruc-  
A. 5.2.1 The Cel l /Pad Table 
The Cell/Pad Table is established when the first cell o r  pad is 
specified by the u s e r ,  
cell o r  pad and contains such information as: 
The table contains an entry fo r  each circuit  
(1) The element number - an eight bit identifying code 
which defines the type of cell or pad being specified. 
'A repetition number - assigned by the computer on 
a sequential basis which represents  the number of 
times this type of cell o r  pad has been used by this 
circuit. 
requires knowledge of both its element and repetition 
numbers , 
c 
(2) 
To locate a distinct cell or pad in a circuit 
(3) The ( X , Y )  coordinates of the cell i n  the working area 
of the display which is  analogous to circuit chip 
coordinates. 
lower left hand corner. 
their geometric center. 
All cells have been origined at their 
Pads  have been origined at 
A-35 
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(4) A six-bit indicator specifying the number of pins (cell 
nodes) associated with the cell - For  example an 
inverter  cell has eight pins (VGG in, VGG out, VDD 
in, VDD out, VG in,  VG out, A & B). 
tion is obtainedfrorn the element dictionary and is 
used to block the number of computer words neces- 
s a r y  fo r  the cell record. 
number of words calculated as follows: 
This informa- 
A cell record requires a 
Record Length = 3 -+ 2 (number of pins) 
(5) Pin connect and Coordinate Data - Each pin of the cell 
o r  pad requires a two word entry in the record which 
gives the following information: 
(a) The absolute pin coordinates in the working 
a rea  o r  on the circuit  chip. 
(b) Interconnect information specifying the inter - 
connect mater ia l  and the other node o r  pin to 
which it connects. 
( 6 )  A pointer to the next element record in the cell/pad 
working table. 
The cell/pad working table s t ructure  is presented in Chart  Al(d) 
and the record organization is defined in Chart  Al(e). 
parenthesis define the number of bits required for  each record entry. 
For  definition purposes, the computer word length was assumed to  be 
24 bits long. 
Numbers in 
The overall record length, element identification, and the next 
record pointer are established during an element "specify" operation. 
Coordinate information and interconnect data a r e  established through 
such operations as "Translate", "Align", "Connect Metal", and "Con- 
nect P-Region". 
A. 5.2.2 The Node Working Table 
The Node'Table is similar to the CELL/PAD Table and contains 
essentially the same type of information. 
table a r i ses  out of the requirement for a s l ight ly  different format since 
the overall node record length cannot be determined during the "specify" 
operation. 
fied by "Connect" operations. 
two interconnects but no maximum limitation currently exists. 
node record length can be calculated as:  
The need for  a separate  
The length is a function of the number of interconnects speci- 
A legal node must  have a minimum of 
The 
,- 
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C E L L  / P A D  WORKING T A B L E  
STRUCTURE 
E l e m e n t  n R e c o r d  
4 
I E l e m e n t  1 R e c o r d  
> 1  
-.L Node 1 R e c o r d  
\J 
NODE WORKING T A B L E  (STRUCTURE) 
Node 2 R e c o r d  --.- 
*L- 
L 
- Node n R e c o r d  
j 
I I 
#1 Aux, Record  I 
#2 Aux. R e c o r d  - 
"-4 #3 Aux. R e c o r d  I 
I 1 
C h a r t  
#n Aux. R e c o r d  
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CELLIPAD WORKING TABLE 
(C,ELL RECORD) 
Pin #I 
Pin #n 
Data 
Cell X-coordinate Cell Y -Coordinate (12) 
P in  X-coordinate (12) Pin  Y -Coordinate (12) 
CC 
FulUEmp t y C on ne c t Element Repetition P in  
Type Code Number Number 
(1) (1) (8) (8) (6 )  
Pin  X-Coordinate (12) Pin 71 -Coordinate (12) 
{PAD RECORD) 
Pad  X-coordinate Pad  Y - Coordinate ( 12) 
I Pin  X-coordinate (12) Pin Y -Coordinate (12) 
NODE WORKING TABLE 
(RECORD STRUCTURE) 
Element 
Code 
( 1) 
Repetition Last N0d.e in PTR to Next 
Number Table Node 
(8) (1) (14) 
Full/Empty I Connect I Elernent I Repetition I P in  4 
X - Coordinate (12) Y - Coordinate (12) 
A- 39 
(1) 
Number Third Type Code Number 
(1) (8) (8) ( 6) C onn e et 
Additional 
Connect .. 
Indicator ( 1) 
Pointer to Next Connect 
(9) , ( 14) 
Record Length 5 + 2 anumber  of interconnects) + 23 
The node element code field has been restricted to one bit since 
only two types of nodes (contact and normal) exist. However, to main- 
tain compatibility with total element nomenclature, element numbers 
0008 and OOlg will be utilized to specify the two node types, 
working table s t ructure  is presented in Chart  Al(d) and the record 
format  is detailed i n  Chart  Aljf). 
The node 
A. 5.2. 3 Circuit Schematic File 
The Circuit  Schematic File contains the explicit graphic orders  
It contains not only necessary to control the graphic display terminal. 
the o rde r s  necessary to produce the circuit  schematic in the display 
work area, but also the orders  necessary to partition the display and 
to present  the keyboard image. 
areas for  the display message and element areas. The file structure 
is  presented in Chart  Al(g). 
The schematic file also contains buffer 
Since the exact format  for  file entries is  a function of the com- 
puter and graphics terminal utilized for  this application, no attempt 
has been made to explicitly specify the individual file tables. 
the file has  been structured s o  that each table can be individually con- 
trolled by the display control software. 
requirements, the SDS CRT Display System fo r  the SDS 930 Computer 
was used as a basis. 
However, 
In o rde r  to s ize  the table 
A. 5.3 Mask Data Se t  
The mask data set contains four files, one for  each of the 
They a r e  constructed during 
required fabrication masks,, 
explicit mask  geometry for  the circuit. 
the mask  design phase and use as input data information f r o m  the work- 
ing tables, the element dictionary and the element l ibrary.  The mask 
files will be developed one at a time and maintained until the output 
phase in temporary off-line storage. The circuit  masks consist of the 
individual element masks,  the arrangement of which is  controlled by 
coordinate information f rom the working tables. The circuit  intercon- 
nect and contact components of the masks are developed by standardized 
design rules and controlled by the interconnection and node information 
in the working tables. 
These files will be utilized to define 
Since the exact format  for  the mask data set files is directly 
dependent upon the exact output format  requirements, the detailed file 
structure canpot be defined until the exact system configuration and 
output requirements are specified. 
L 
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CI RCUIT SCHEMATIC FILE 
(STRUC TU RE) 
Circuit Schematic File Head 
Display Outline Table 
Keyboard Area Table 
Message Area  Table 
Element Area  Table 
Work Area  Grid Table 
Cell Construction Table 
Pad Construction Table 
Node Construction Table 
Me tal Inte r c onn e c t Construction Table 
I r 
Chart  Allg) 
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A. 5.4 Element Dictionary 
The element dictionary lists all defined circuit elements, 
specifies the number of pins for  each cell o r  pad, and provides the 
relative pin coordinates for, any specified element. Fo r  both cell 
and pad, relative pin coordinates a r e  measured f rom the element 
origin. F o r  cells this is  f rom the lower left  hand corner and for  
pads f rom the geometric center. 
Chart  Al(h) presents the dictionary structure and record 
format. 
record element whereas fourteen have been used previously. 
has been justified on the assumption that: (a) the element dictionary 
will reside in  contiguous storage locations, and (b) no element record 
will be smaller  than four words. The second assumption is justified 
in that the vast majority of elements a r e  cells which can have a mini- 
mum of six pins [(VGG, vDD, VG) in and OUQ. 
nodes and pads will  be defined in the dictionary with four word blocks 
even though they can be adequately defined in less.  The pointer word 
will be shifted left two locations when used to give the normal  four-  
teen bit address.  By starting the dictionary at an address which is a 
multiple of four, low order  zeros  in the shifted address will be valid. 
Only ten bits have been provided for pointing to the next 
This 
The other element 
,A. 5.5 Element Library 
The element l ibrary consists of five f i les ,  one for each ele- 
ment mask  and one for the element schematic. As described in Sec- 
tion A. 3 . 1 ,  a total  cell definition consists of not onky i ts  schematic 
representation but also of i t s  mask  geometry. The element l ibrary 
file records a r e  used in an overlap manner to construct the display 
circuit 's  schematic and the mask data se t  circuit  files. Because of 
this all coordinate information in the element l ibrary is stored in a 
relocatable format relative to the element origin. 
The actual l ibrary s t ructure  and file record format a r e  highly 
dependent upon system configuration and have not been defined at this 
time. Element schematic file records will be stored as  near  to t rue  
graphic order  format as  is possible. 
utilize a format compatible with that of the circuit  mask files. 
The element mask  fi les will 
A. 5.6 Circuit Library 
The circuit  l ibrary provides a capability to s tore  completed 
circuits on the system which can then be retrieved for  reproduction or  
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ELEMENT DICTIONARY 
(Structure) 
~ ~ . ~ _ ~  
Element # 1 Record 
I 
1 
Element # 2 Record 
Element # n Record 
(TABLE RECORD) 
I Element I Number I Pointer to Next I 
Number of Pins 
X - Coordinate (12) I 
Record . ~ l  
Y - Coordinate (12) 
X - Coordinate (12) Y - Coordinate (Y) 
Chart  A1 (h) 
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Pin #1 
Coordinates 
Pin #2 
Coordinates 
P in  #n 
Coordinates 
used as the baseline for  further design work. 
the l ib rary  by card o r  by using the l'file" instruction. 
Entries will be made in 
Very little effort has been expended to define the circuit  
l ibrary requirements, structur.e, o r  format. It may not be feasible 
to provide such a l ib rary  if  a small computer is dedicated to this appli- 
cation and it is  not of a high enough priority to warrant inclusion in the 
initial system developed. However, it is an attractive feature and 
should be seriously considered as a logical addition to the system. 
A. 5 . 7  Functional Flow Charts 
Functional flow charts of the application software for  both the 
circuit design and mask  design phases have been prepared and are pre-  
sented in Figure A12. 
utilized which allows the reader  to study the flows to the depth he 
desires. Each page is a complete representation of the a r e a  presented. 
Those functions which a r e  expanded in more  depth on subse uent sheets 
a r e  identified with subroutine nomenclature blocks Fl . F o r  
The "Picture on a Page" technique has been 
indicates that 
Requested 
example on Figure A12(a), the block 
the activity defined by the block is discussed in more  detail on a separ -  
ate sheet with the entry LOP-AJ, (See Figure A12(c). ) 
The flow charts a r e  self-explanatory and deliberately sketchy in 
those a reas  which either require additional definition or a r e  dependent 
upon exact system configuration definition. 
A. 5 . 8  Software Statistics 
The application software statistics a r e  presented in Tables A2 
through A7. 
Table A2 provides an overall  summary of core utilization and 
storage requirements. 
is detailed on the subsequent tables. 
The derivation of the data requirement estimates 
The total main storage requirement is presented in Table A2. 
However, the maximum single phase requirement never exceeds 15, 610 
words. 
task, additional overlays will be necessary. Current software require- 
ments and defirkbtion indicate that at least 8K of mem@ry is a require- 
ment f o r  performing this task,  
If a machine with l e s s  than 16K of memory is selected for this 
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FUNCTIONAL F L O W  CHARTS 
Establish the 
head of the 
circuit  data 
set 
program flags 
and switches 
Initialize 
ope r a tor  
action time 
out 
operator 
!‘waiting for  
action ” 
operator 
made a 
request 
Pe r fo rm 
background 
processing 
possible 
re que s t ed 
[ .act ion . 1 
Contr ol 
Switch 
~-e,+l I/ U? - /Display P a d s  \ 
u
Exe cute 
witch 2-1 
LOff /Display Nodes\ 
Switch 
Execute 
Lnte r conne ct  
Return 
Figure A12(b) 
- 
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I 
what action 
r e qu e s t e d by 
operator 
Proceed 
- Per fo rm 
Proceed 
, operation 
Specify 
- Perform 
Specify 
operation 
h. 
? Align 
- Perform 
Align 
operation 
l 'ranslate ' 
k - Perform 
translate 
operation 
message a r e a  
f Rotate 
Per form 
' rotate pad 
operation 
- 
4 
I 
Delete Elemnt  
delete element 
1 
- 
- er form file ' 
Hardcopy 
ope ration 
F-7 R eturn Figure A12(c) 
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U s e  element 
indi cat0 r from 
command to 
r efe rence ele - ./ 1 Cell/Pad o r  Node 
Obtain # of 
pins from 
element 
dictionary 
i 
Y e s  
.c 
1 
Assign the 
repetition 
number 
1 
I 
s chematic 
f rom sche- 
ment area 
ble in circu 
i4 Return 
Q Figure A12(d) 
A-48 
Deter mine 
proper cell to 
align against  
7 
Obtain X, Y 
coordinate of 
desired cell pad 
o r  node position 
* 
I 
Obtain the 
element s che - 
matic f rom 
schematic l ibrary 
coordinates for 
new cell location 
i A 
.1
V V 
’ Load next loca- ’ Load next loca- ’ 
tion of cell  
construction struction table 
table and switch 
tion of pad con- 
and switch on 
A + I 
Return 
Load next loca- 
.tion of node con- 
struction table 
and switch on 
d 
U 
Figure A12(e) 
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Make connect 
entr ies  in proper 
desired vector 
E r r o r  
Enter  Error 
Proce  s so r 
7 
b 
, 
circuit  working 
tables 
Return 
Calculate proper  ' 
vector display 
commands & add 
Figure A12(f) 
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Prepa re  an 
e r r o r  message,  
load message 
area table A 
a/ 
Return 
Figure A12(g) 
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rnent s chernatic 
S chemati c 
and Switch 
i-, Return 
Figure A12(h) 
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Delete Line 
i_i 
Identtfy (X, Y 
coordinate s 01 the 
s t a r t  & stop loca- 
I 
Delete intercon- 
nect information 
for this vector 
from the working 
tables 
tions of the- vec- 
ltor to be deleted 1 
'Delete vector 
entry Erom the 
proper inter  con - 
nection table 
Figure A12(i) 
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a 
eliminate elemat 
interconnects 
f rom proper 
interconnect con- 
st ruction table s - 
element to be 
f rom cell/pad or 
the element 
Return a 
Figure A12(j) 
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r 
Tu rn  working 
area grid on o r  
off as 
indicated. 
Hard Copy 0 
copy of working 
area of display 
0 Return 
File 
circuit  data 
tables in circuit  
Figure A12(k) 
Proceed 0 
' Construct the 
: diffusion 
circuit  
c file 
e r r o r  checks on 
circuit 
construction' 
\ Y e s  
s a r y  to construct the four 
These files contain the 
detailed information neces- 
masks for this circuit. 
I 
circuit  
gate file 
4 punch the ' Dependent upon system 
configuration and sophis - 
tic ation. 
Figure AlZ(1) 
( .  
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SOFTWARE COMPONENTS 
I. Instructions 
SDS 930 
Core Estimates 
1. Executive & Initialization 500 
2. Display Control 50 0 
3. Card Input P rocesso r  1000 
4. Circuit  Design Software 2000 
5. Mask Design P rocesso r  3000 
6. Output P rocesso r  
Data II- -
1000 i 
8000 . 
-
Reference 
Table 
1. Circuit  Data Set 68 10 A3 
2. Mask Data Set 6000 A 4  
3. Element; Dictionary 2200 A 7  
4, Element Library  340 60 " A7 
open ended 5, Circuit  L ibrary  
6. Miscellaneous Data (10% inst)  800 
49870 ' 
III. Main Storage Components 
1. Instructions 9000 
2, Circuit  Data Set Both not in 68 10 
3, Mask Data Set Simultaneously 6000 
4. Miscellaneous Data 800 
} Core  
21610 
Table 4 2  
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CIRCUIT DATA SET 
A. Data Set Head 
B, Working Tables 
1. Cell/Pad Table 
Subtotal Totals Ref e rence 
6 words 6 words C h a r t ,  Al(c) 
a. 30 cells (11 pins ea) 750 words 
b. 18 pads 90 words 
840 word's 
Table A3(a) 
Table A3(a) 
2, Node Table 1750 words 
a. 100 contact nodes 500 words Table A3(b) 
b. 210 normal  nodes 1250 words Table A3(b) * ,  
~, 
C. Circui t  Schematic File 307 9 words 
1. 
2. 
3. 
4. 
5. 
6, 
7. 
8. 
9. 
10. 
11. 
File Head (estim. ) 
Display Outline Table 
Keyboard Area  Table 
Message Area  Table 
Element Area Table 
Work Area Grid Table 
Cell Construction Table 
P a d  Construction Table 
Node Construction Table 
P-R egion Interconnect 
Construction Table 
Metal Interconnect 
11 words 
30 words 
65 words 
202 words 
33 words 
400 words 
990 words 
198 words 
100 words 
1050 words 
Table A3(c) 
1 1  * 
1 1  
I t  
I 1  
1 1  
1 1  
I 1  
11 
I 1  
Construction T able 1 
Circuit  Data Set ( raw estimate) 
Circuit  Data Set (Estimate) 
Margin 20% 
Table A3 . 
5675 words 
11 35 words 
6810 words 
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CELL/PAD TABLE 
(Calculations) 
Cells -
11 Cell Pins  used as Pin Average/Cell 
5 Logical P ins  
6 Power Pins 
Cell Record Length 2 3 t 2 (number of Pins) 
Standard Cell 3 -/- 2 (11) = 25 words 
30 Cells :, 750 Words 
Pads - 
Pad Record Length = 5 Words 
18 Pads = 90 Words 
Table A3(a) 
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NODE TABLE 
(C a1 culation s ) 
Assumptions : 
1) The number of normal nodes estimated is approximately equal 
to the number of paths, 
The worst  case circuit number of contact nodes estimated at 
approximately 100 nodes. 
2) 
3) Derive calculations bas ed on 2 interconnects /node. 
Node Record Length 2 5 -f- 2 flNumber of Interconnects)-21 
Contact Nodes 
100 Nodes : 500 Words 
Normal Nodes * 
210 Nodes [(7)(30)] 1250 Words 
* See Circuit Path Survey, Table A5(b), 
Table A3(b) 
A- 60 
CIRCUIT SCHEMATIC FILE 
CALCULATION TABLES 
1. Display Outline Table 
15  vectors - 
2. Display Keyboard Area 
46 charac te rs  46 words 
19 coordinate positions 19 words 
3, Message Area  Table 
200 charac te rs  
2 lines 
200 words 
2 words 
4. Element Area  Table 
Typical Element (Five Logic P ins)  
Box Outline 
Pin Vectors (8) 
Characters  (3) 
5 words 
16  words 
4 words 
Worst Case Element (Nine Logic Pins)  
Box Outline 
Pin Vectors (12) 
Characters  (3) 
r 
5, Work Area Gr id  Table 
5 words 
24 words 
4 words 
400 Points (20 X 20) 400 words 
6. Cell  Construction Table 
30 Cells (worst  case) 
(33)  (30)  990 words 
7. Pad Construction Table - 18 pads 
Outline Vector 
Pin Vector 
Characters  (3) 
Times (18) 
5 words 
2 words 
4 words -
11 
30 words 
65 words 
202 words 
25 words 
33 words 
400 words 
990 words 
198 words 
Table A 3(c)  
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8. Node Construction Table 
Contact (100) 
9. P-Region Interconnect Construction Table 
and Metal Interconnect Construction Table 
Estimate based on 7 Paths/Cel l  
4 Vectors /Pa th  
Table A3(c) (continued) 
100 words 
1050 words 
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MASK DATA SET 
STANDARD WORST CASE CIRCUIT 
Components 
100 Devices 
Paths (30 cells) 
Pads (18) 
Contact Nodes (100 est) 
Nodes (210) 
Data Words 
3300 
6 30 
36 
20 0 
420 
Forma t  Margin 3070 
Rounded 
458 6 
1375 
5961 
6000 words 
Reference 
Table A 5 '  
Table A5(b) 
Table ,,A6 
Table ,A6 
Table . A 6  
MASK FILE DISTRIBUTION (see Table A5) 
A. Circuit  Diffusion File (2570) 1 50 0 word s 
B. Circuit  G a t e  File (11. 50/0) 700 words 
C. Circuit  Contact File (3 .  570) 200 words 
D. Circuit  Metalization File (60700) 3600 words 
600 0 words 
Table A4 
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COMPONENT SURVEY 
Three types of typical circuit calls were analyzed and had the following 
character is tics : 
I. Inve r t e r  
Definition Requires : 
a) Paths (18) 54 words 
b) Interconnect Lines (2) 6 words 
c) Contact Nodes ( 3 )  6 words 
66 words 
11. Double Output Buffer 
Definition Requires : 
a) Paths  ( 3 2 )  
b) Interconnect Lines (4) 
c) Contact Nodes (4) 
111. NOR Unit 
Definition Requires: 
a) Paths (21) 
b) Interconnect Lines (4) 
c) Contact Nodes (4)  
96 words 
12 words 
8 words 
116 words 
6 3  words 
12  words 
8 words 
83 words 
Table A5 
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COMPONENT SURVEY SUMMARY 
3300 chosen as standard estimate fo r  100 devices 
1 .  
Cell Devices Words p e r  Words Scaled for  
Type per Cell  Definition 100 Devices 
Inve r t e r  2 
DOB 4 
NOR 3 
66 words 
116 words 
83 words 
3 300 words 
2900 words 
2767 words 
a) Diffusion 
b) Gate 
c) Contact 
d) Metalization 
11. 570 
3. 570 
Table A5(a) 
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CIRCUIT PATH SURVEY 
Two typical circuits were analyzed: 
1) 
2) 
The 5 cell  c i rcui t  of Figure 3-10 of this document, and 
The 24 cell c i rcui t  of the Ford/Philco Design Manual, 
Figure 5.8, Page  5-9. 
Con clu s ion s 
5 Cell Circuit  L 35 Paths a) 
b) 24 Cell Circuit  - 150 Paths 
7 Paths/Cell  Chosen as Standard Estimate 
Mask Path Estimate 
(30 Cells) (7) : 210 Paths 
210 Paths (3) = 630 Words * 
*See Table A6 
Table A5(b) 
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CIRCUIT MASK COMPONENTS 
I. Path 
Identification of a path requires, three words: 
1) Identification, width 
2) ( X ,  Y) Start 
11. Interconnect Line 
(Vector) 
Requires 3 words: 
1) Identification 
2) ( X ,  Y) Start 
3) ( X J )  Stop 
111. Bonding Pad 
Requires two words: 
1) Id en ti f i c  a ti on 
2) (X, Y) Coordinates 
IV.  Node 
Requires two words: 
1 ) Id en t i f  i c ation 
2) (X, Y) Coordinates 
Table ,A6 
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ELEMENT DICTIONARY 
200 Elements 
Ba.6ic Element  = Cell (11 Pins)  2200 words 
ELEMENT LIBRARY 
A, Mask Files 100 words Standard/Element 
200 Elements  20,000 words 
Margin 3070 6,000 words 
Total Estimate 26,000 words 
File Breakdown 
1) Element Diffusion File (25%) 6,500 words 
21 Element Gate File (1 1. 5%) 2,990 words 
3) Element Contact File (3 ,  5%) 910 words 
4) Element Metalization File (60%) 15,600 words 
26,000 words 
B, Element Schematic File 
31 words /Element (200 elements) 6,200 words 
Margin 3070 8,O 60 words 
Total Element L ib ra ry  34,060 words 
Table A7 
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The statist ic tables should be self-explanatory. However, 
some fur ther  clarification is necessary with respect  to element 
symbolic representation. 
The most  complex element is the cell. A detailed analysis 
of the Philco-Ford building blocks indicates that t;he worst  case cell 
required nine logical pins (the four/four - input o r  - NAND), 
the average, a cel l  has  five pins. Since a cel l ' s  symbolic represen-  
tation is  made up of vectors,  pins, and characters ,  it is  possible to 
develop cell symbol representation requirements. 
f y  the representation, the cell format  of Figure A7(b) has been adopted. 
This format  allows a cell to be defined with vectors and characters  
alone. Table A3(a) provides the core  estimates for describing both 
the worst  case and typical cells. 
On 
In order  to simpli- 
A. 6 OUTPUT REQUIREMENTS 
The p r imary  output of this system is the input tape for  the 
Gerber plotter which will produce the artwork for  the desired circuit  
masks. 
input to  the Gerber  plotter. However, since the final masks may 
require more  than four hours of plotter time to produce, it i s  worth- 
while to provide additional output data describing and evaluating the 
mask design. The designer would use  this output to determine if  the 
circuit  requires fur ther  design o r  is ready for  final artwork generation. 
Some of the more  useful outputs which should be provided are des-  
This data should be in  the necessary format  to provide direct  
cribed below, 
COMPONENT LISTING: A listing of all cells,  nodes, pads, 
and interconnects should be provided for  analysis and future 
reference. 
ERROR MESSAGES: All program detectable e r r o r s  o r  warn- 
ings should be brought to the attention of the designer. 
PACKING INDEX NUMBER: A number giving the percentage 
of the total chip a r e a  required by the circuit  could be useful 
in determining the possibility of future circuit  modifications. 
EFFICIENCY NUMBER: A number based on circuit  geometry 
and the number of c rossovers  could be provided to evaluate 
the overall  circuit  design. 
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A. 7 
PLOTS: Rough plots of the circui t ' s  schematic and masks 
may be drawn by an inexpensive CALCOMP plotter. 
Several  of the mask geometries may be superimposed to 
improve r e  ad abil i ty e 
COMPUTER TASK STUDY CONCLUSIONS 
This section has  developed the functional design of a baseline 
package which will provide for the computer 'assisted design of the 
photographic masks necessary for  circuit  fabrication., 
in te res t  was expressed in interactive graphics, the designed software 
package was developed to  support such circuit  design activities. 
Although the design was done under the constraint of a small system 
configuration dedicated to speedy "in house" mask creation, additional 
capability can be developed as a logical extension using the same 
design concepts. 
Since special 
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